We introduce and analyze the ground bounce due to power mode transition in power gating structures. To reduce the ground bounce, we propose novel power gating structures in which sleep transistors are turned on in a non-uniform stepwise manner. Our power gating structures reduce the magnitude of peak current and voltage glitches in the power distribution network a s well as the minimum time required to stabilize power and ground. Experimental simulation results with Powerspice fixtured in a package model demonstrate the effectiveness of the proposed power gate switching noise reduction techniques.
INTRODUCTION
If the magnitude of a voltage surge/droop due t o ground bounce is greater than the noise margin of a circuit, the circuit may erroneously latch the wrong value or switch at the wrong time. Traditionally, ground bounce has been a phenomenon associated with input/output buffers and internal circuitry [l, 2, 31. Recently, this inductive noise problem has also been associated with clock gating in [4, 51.
Until now, however, ground bounce originating from the power-mode transition of a power gating structure was not seriously considered, even though it affects the reliability of a system-on-a-chip (SOC) employing multiple power gating Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. domains to control leakage power. As shown in Figure 1 , this noise source may induce ground bounce in neighboring circuits which are executing normal operations.
In this paper, we introduce and analyze ground bounce induced by an instantaneous power-mode transition of a sleep transistor in power gating structures. To reduce ground bounce, we propose novel power gating structures in which sleep transistors are turned on in a non-uniform stepwise 
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F i g u r e 1: Ground bounce i n a system-on-a-chip employing m u l t i p l e p o w e r g a t i n g structures to c o n t r o l leakage power.
UNDERSTANDING GROUND BOUNCE
In this section, ground bounce due to switching of the sleep transistor in a power gating structure is introduced and analyzed. where IaCti,, is the total current demand of the logic block operating in active mode. The voltage drop reduces the the gate's drive capability from VDD to VDD-VVGND and and increases the threshold voltage of NMOS pull-down devices due to the body effect. Both effects degrade the speed of the circuit. The size of the sleep transistor should not be too small.
In standby mode, the sleep transistor operates in the cutoff region of Figure 2 and may be modeled by an open switch. During this mode, the leakage current is limited by the sleep transistor, which is reduced by a high threshold and a proportionally smaller width. By turning off the sleep transistor during the sleep period, all internal capacitive loads connected to the VGND node through NMOS pull-down devices are charged up to a steady state value near VDD. If the sleep transistor is turned on in step manner, all of charge trapped in the internal capacitive nodes and the VGND node discharges rapidly through the switched NMOS pull-down paths of logic blocks and sleep transistor. Initially, as shown in Figure 3 , the sleep transistor operates in the saturation region and may be modeled by a current source. The amount of instantaneous current that can flow through the sleep transistor at this moment is much larger than the active mode current, Iactive. As shown in Figure 4 , the current surge creates inductively induced voltage fluctuations in the power distribution network.
NOVEL POWER GATING STRUCTURES
In this section, we propose novel power gating structures in which VGS or the effective size of the sleep transistor increases dynamically in a non-uniform stepwise manner. To solve this problem, we propose two different techniques to minimize the instantaneous current flow through the sleep transistor. The first is by dynamically controlling VGS and hence VDS, as shown in Figure 6 . During the relaxation
stage, the sleep transistor is weakly turned on with VGS = Vx (0 < Vx < VDD), until its VDS is significa.ntly reduced.
During the complete turn-on stage, the sleep transistor is completely turned on with VGS = VDD. When the VDS of the sleep transistor is small enough, the instantaneous current is less sensitive to variation in the VGS of the sleep transistor, thus allowing increasing VGS of the sleep transistor in a non-uniform stepwise manner without increasing instantaneous peak current. The second is dynamically resizing the effective size of the sleep transistor, as shown in Figure 7 . Specifically, only a small portion of the sleep transistor is turned on with VGS equal to VDD until its VDS is significantly reduced. Then, the remaining portion of the sleep transistor is completely turned on with its VGS at VDD. When the VDS is small enough, the instantaneous current is less dependent on the percentage of the sleep transistor that is turned on. This observation encourages increasing the portion of the sleep transistor that is turned on in a non-uniform stepwise manner. 
SIMULATION RESULTS
To demonstrate the benefit of these novel power gating structures, we have designed three different arithmetic and logic units (ALUs) in 0.13 pm CMOS technology. These ALUs were simulated with Powerspice fixtured in a DIP-40 package model where R1, L1, and C1 are 0.217 0, 8.18nH, and 5.32pF, respectively. All ALUs have the same functional units, including a multiplier, add and subtract unit, shifter and saturation unit, comparator, logic unit, and data-retention latches and operate at 500MHz at 1.5V. The power gating structure of each ALU has the same size of sleep transistor, sized at approximately 3.0% of the total PMOS and NMOS transistor width of the functional units in the ALU. Each ALU uses a unique power gating structure, however. and VMAX/GNDL are, respectively, the lowest and highest voltage levels of the bounce on the GNDL rail. Ts is the minimum time required for both the VDDL and GNDL rails to be stabilized within f 5% of nominal and defines the mini- The simulation results are summarized in Table 1 , in terms of the parameters defined to characterize the ground bounce induced by the mode transition of power gating structure. The simulation results show that the ALUs with proposed power gating structures have smaller peak current and voltage glitches at the on-chip power distribution network and faster power supply and ground rail stabilization times.
CONCLUSIONS
This paper investigates the ground bounce caused by large discharge current through a sleep transistor during the mode transition of the power gating structure. Two novel power gating structures are proposed t o reduce the magnitude of voltage glitches in the power distribution network as well as the time required for the network to stabilize.
In Powerspice simulation of a 16-bit arithmetic and logic unit (ALU) with a DIP-40 package model, the maximum magnitude of voltage glitches on the VDDL and GNDL rails of the ALUs with our power gating structures are reduced by up to 89.04% and 88.40%, respectively, compared t o the ALU with a conventional gating structure. At the same time, the time required for VDDL and GNDL rails to stabilize is reduced by up t o 81.16%.
